Programmable Remapper with Single Flow Architecture by Fisher, Timothy E.
,. 
United States Patent [19] 
Fisher 
[541 PROGRAMMABLE REMAPPER WITH 
SINGLE FLOW ARCHITECI'URE 
[75] Inventor: Timothy E. Fisher, Houston, Tex. 
[73] Assignee: The United States of America as 
represented by the United States 
National Aeronautics and Space 
Administration, Washington, D.C. 
[21] Appl. No.: 506,136 
[22] Filed: Mar. 30, 1990 
[51J mt. CI.s ............................................... G06K 9/36 
[52] U.S. CI ......................................... 382/42; 382/41; 
382/54 
[58] Field of Search ....................... 382149, 41, 42, 54; 
364/723,728.01 
[56] References Cited 
U.S. PATENT DOCUMENTS 
4,267,573 5/1981 Chaikin et aI ....................... 364/515 
4,384,336 5/1983 Frankie et aI ......................... 382/49 
4,578,812 3/1986 Yui ........................................ 382/41 
4,689,823 8/1987 Wojcik et aI ......................... 382/41 
4,747,157 5/1988 Kurakake et al ..................... 382/41 
4,783,832 11/1988 Kaneko ................................. 382/41 
4,901,360 2/1990 Shu et al. .............................. 382/41 
4,953,114 8/1990 Sato ....................................... 382/50 
5,067,019 '11/1991 Juday et aI .......................... 358/160 
I WII 11111111 11111111 "IIIIN~~!~!! IIIIIIIM ~~ I~ ~I! "Ilf I~ I 
[11] Patent Number: 5,208,871 
[45] Date of Patent: May 4,1993 
OTHER PUBLICATIONS 
Taylor, Advanced Calculus, Ginn and Company, 1955, 
pp. 190-191,270-279,430-431. 
Primary Examiner-Leo H. Boudreau 
Assistant Examiner-Andrew W. Johns 
Attorney, Agent, or Firm-Hardie R. Barr; Guy M. 
Miller; Edward K. Fein 
[57] ABSTRACf 
An apparatus for image processing comprising a camera 
for receiving an original visual image and transforming 
the original visual image into an analog image, a fIrSt 
converter for transforming the analog image of the 
camera to a digital image, a processor having a single 
flow architecture for receiving the digital image and 
producing, with a single algorithm, an output image, a 
second converter for transforming the digital image of 
the processor to an analog image, and a viewer for 
receiving the analog image, transforming the analog 
image into a transformed visual image for observing the 
transformations applied to the original visual image. 
The processor comprises one or more subprocessors for 
the parallel reception of a digital image for producing 
an output matrix of the transformed visual image. More 
particularly, the processor comprises a plurality of sub-
processorS for receiving in parallel and transforming the 
digital image for producing a matrix of the transformed 
visual image, and an output interface means for receiv-
ing the respective portions of the transformed visual 
image from the respective subprocessor for producing 
an output matrix of the transformed visual image. 
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2 1 
PROGRAMMABLE REMAPPER WITH SINGLE . 
FLOW ARCHITECfURE 
ORIGIN OF THE INVENTION 5 
ate a picture element or cell (herein called a pixel) in the 
input Cartesian grid through a particular coordinate 
transformation with the congruent properties described 
above is 
The invention described herein was made by an em-
ployee of the United States Government and may be 
manufactured and used by or for the Government of the where Z is th.e comple~ number rep~esen~tion (x7'i y) 
United States of America for governmental purposes of the ~18D coordmates of the mput ~ge pIXels, 
without payment of any royalties thereon or therefor. 10 and W IS the complex number representation of the 
coordinates of the transformed output image. Geometri-
cally, this mapping or transformation equation is equiv-
alent to providing a Cartesian output matrix of columns 
and rows where the output rows represent rays or radii 
centered in the input Cartesian input matrix and the 
output columns represent rings and circles centered in 
the Cartesian input matrix. Each ring radius is deter-
mined by 
BACKGROUND OF THE INVENTION 
I. Field of the Invention 
This invention relates in general to image processing 
systems and methods and in particular to a machine 15 
which accepts a real time video image in the form of a 
matrix of picture elements (hereafter called pixels) and 
remaps such image according to a selectable one of a 
plurality of mapping functions to create an output ma-
trix of pixels. Such mapping functions, or transforma- 20 
and the angle of each ray or radii is 
tions may be anyone of a number of different transfor-
mations depending on the objective of the user of the 
system. More particularly, the invention relates to a 
system for the generation of an output pixel matrix 
according to anyone of a number of transformation 25 
functions in real time so that the input image may be The Chaikin and Weiman patent also describes curvi-
spatially remapped prior to presenting them to an opti- linear logarithmic sP!tal mapping s~t~ which have 
cal correlator. Still more particularly, the invention the property ?f rotational ~d scale mvanan~, but the 
relates to mapping functions useful to transform the ~utput coordmate. syste~ 15 not the. coDveruent ~-
input video image into an output pixel matrix for display 30 SIan <?r square gnd as m the ray /nD;g ~ansformation 
on an image display device as an aid to people with low descn~ ah?ve. In one, the outP.ut 8!1d IS a skewed x-y 
vision problems such as retinitis pigmentosa and Cartesian gn~ where. the ~~pmg IS fo~~ by. two 
maculopathy. In a particular embodiment, a single flow orthogonally mtersecting f~les ofl~ganthmic ~Plrals. 
architecture for video rate image transformations is In another, the output gnd IS a lattice of equilateral 
provided. 35 triangles where the mapping is formed by two families 
2. Description of the Prior Art of intersecting nonorthogonal log spirals. 
Optical correlators are used in pattern recognition, The Chaikin and Weiman patent is an important con-
attitude estimation systems and the like to process an tribution to the art of image transformation in the field 
input image to create an adjusted image for comparison of pattern recognition. It is only one image transforma-
with a standard image. Such optical correlators (partic- 40 tion solution, however, of the universe of such solu-
ularly phase-only correl/ltors) are excessively sensitive tions, to the general problem of preparing an output 
to scale change and rotation of the input image. Much image for presentation to a pattern recognition system 
effort must be expanded in designing and constructing so that a priori known input image in-plane motions (the 
tilters that ameliorate such sensitivity. so-called "optical flow" in the time-varying image) 
Mapping or transforming of an input image to pro- 45 become purely translational in the output image. It is a 
duce rotation and scale invariance in an output image great advantage to discover transformations which 
while still in the spatial domain substantially eliminates produce such property in the output image, because 
the rotation and scale sensitivity requirements of a cor- pattern reCognition systems are simplified where only 
relator of the transformed image. One such mapping or translation of the output image is required to match a 
transformation with properties of rotation and scale SO standard or known image. 
invariance is disclosed, for example, in U.S. Pat. No. Before the invention described below, there has ex-
4,267,573 to Chaikin and Weiman. The Chaikin and isted only one image processor or "remapper" that can 
Weiman patent describes an image transformation de- operate with sufficient speed and flexibility to permit 
vice, which may be a physical device, or a combination investigating different transformation patterns in real 
of an AID converter of a video image followed by a 55 time. "Real time" is usually considered to be about 30 
mathematical transformation operating on digital sig- frames per second with minimum lag. Such an image 
nals, which produces transformed output signals (which processor is desirable to investigate an optimal transfor-
may, if desired, be viewed as a video image on a televi- mation for a given image processing problem. For ex-
sion monitor). The output image of the transformed ample, where in-plane rotation and scale invariance are 
input signal (i.e., the image of the output signals) is 60 important for one problem, the ray/ring transformation 
"congruent"; that is, the output image is the same size of Chaikin and Weiman described above should be 
and shape regardless of changes in size of the input considered. Where Forward Looking Infra Red (FUR) 
image. The output image is also rotationally invariant, images are to be transformed or remapped prior to 
that is, its size and shape is the same regardless of rota- pattern recognition processes, a projective transforma-
tion of the input image. 6S tion or ratio of affmes transformation should be consid~ 
The C~~n ~d Weiman paten~ descri~.~appings ered. Where an input image should be mapped to an 
from a dii,ltized. mput Cartes~ gn~ to a digttlzed ou~- output image such that certain information of the input 
put Cartesian gnd. The mappmg which serves to 8SSOCI- is displaced and enhanced (e.g., magnified, edge en-
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hanced, etc.) in the output image to benefit people with 
low vision problems, another· transformation should be 
considered, and so on. 
Optical correlators and other pattern recognition 
methods deal well with translation, but are difficult to 5 
design where the output image (i.e., the input image to 
the correlator) it is working on must be rotated or have 
its scale changed. The Chaikin and Weiman transforma-
tions, such as the ray/ring transformation to a Cartesian 
output grid, achieve such scale or rotation translation 10 
with ease, because translation in one Cartesian direction 
corresponds to a change in scale while translation in the 
output pixel. Such action takes place at those locations 
of the input matrix where the Jacobian determinant is 
less than unity, such as in the periphery for a ray/ring 
grid remapping function. The Jacobian determinant of a 
continuous and differentiable two dimensional map-
ping, associated with the discrete mapping, is defmed 
conventionally as: 
other Cartesian direction corresponds to a change in where u, v are output coordinates and X, y are input 
rotation. But, if the position of the input image must be coordinates. 
changed for pattern recognition, optical correlators can IS The Interpolative Processor look-up tables are cam-
not easily be designed to cope with such changes. Ac- puted off-line for storage in memory of remapper to 
cordingly, the image processing art has needed a pro- transform those input pixels of that portion of the input 
grammable ~emapping sys.tem to easily and rapidlr matrix where the Jacobian determinant is greater than. 
perform spatial transformatIon as a front end to an optl- 't Acco din I h I k tabl tr ~ . 
cal correlator. . 20 ~ y. . r g y, suc OC? -uP. es ~lorm mput 
The embodiment of prior art systems would typically pIXels m a ~ne ~ many rel~tionship ~uch as m the center 
include two parallel processors. The ftrst is a collective of a ray/rmg gnd remappmg function. 
processor which maps multiple input pixels into a single COLLECTIVE PROCESSOR 
output pixel. This processor is used where one or more 
input pixels are compressed into such single output 25 
pixel. In other words, the value of each output pixel 
may be affected by the values of several input pixels. 
The second is an interpolative processor where a single 
input pixel affects a plurality of output pixels. The inter-
polative processor performs an interpolation among 30 
pixels in the input image where a given input pixel may 
affect the value of many output pixels. 
DUAL PROCESSING 
The prior programmable remapper 10 includes a 35 
Collective Processor in parallel with an Interpolative 
Processor. Each processor remaps the pixel elements of 
the input matrix into a remapped matrix of pixel ele-
ments for storage in an output memory. 
As shown in FIG. 2A, the prior art remapper is di- 40 
vided into two distinct processing flows: the Collective 
Processor and the Interpolative Processor. Each pro-
cessor includes a plurality of selectable transforms 
stored in look-up tables. The look-up tables are ordinar-
ily required to be conjugate in the sense that each out- 4S 
put pixel is created by operations in only one of the two 
Processors. Such look-up tables for the Collective Pro-
cessor and the Interpolative Processor are determined 
off-line and stored in memory of the remapper so that 
certain input pixels are remapped into the output matrix SO 
by the Collective' Processor while the remaining input 
pixels are remapped into the output matrix by the Inter-
polative Processor. Such off-line decision as to whether 
an input pixel is to be processed in the Collective Pro-
cessor or the Interpolative Processor is often a function SS 
of the determinant of the Jacobian J of each particular 
remapping function stored in remapper 10. Where input· 
The Collective Processor receives video rate data in 
serial fashion from an AlI;> converter. Each pixel of the 
x, y input image matrix includes an input address i, j 
representative of its position in the x, y input matrix and 
a "radiance" value I(i, j) representative of its video 
characteristic, for example, light intensity. The pixel 
value I(i, j) is applied to a multiplier. 
A sequencer creates an identifier i, j of the position of 
a pixel value as it is input to the Collective Processor. 
The function of an Address Look-up table is to identify 
the output position k, I of the output matrix of u col. 
umns and v rows. Since the collective processor maps 
more than one input pixel into a single output pixel, if 
the "radiance" of an output pixel is to match, the "radi· 
ance" or pixel value of the plurality of input pixels must 
be weighted to produce a single "average" radiance or 
pixel value for the output pixel. Accordingly, the factor 
look-up table, with the address i, j of the present pixel 
I(i, j), includes a pre-computed and stored weigthing 
factor w(i. j) which is applied to multiplier. As a result, 
the output from multiplier is w(i, j).J(i, j), which is ap-
plied to an Adder. The Adder in cooperation with an 
accumulator memory serves to accumulate the 
weighted input pixels into a location in the accumulator 
memory corresponding to the output matrix location of 
the mapping. In other words, the Collective Processor 
multiplies each incoming pixel value by a weighting 
factor and places it in a new output address k, I accord-
ing to the equation, 
9(k. I) = 'U(i. JJ . w(i. JJ 
. (i. j)EQ(k. I) 
(2) 
coordinates are (x, y) and (u, v) are output coordinates, where, 
differential changes in the input coordinate and output e(k, I) represents an output image pixel at location (Ie, I), 
coordinates 60 w(i, j) represents a (signed) sixteen bit weighting factor 
(I) 
The Collective Processor look up tables remaps input 
pixels into an output pixel in a many to one manner. In 
other words, several input pixels transform into a single 
as a function of the input image coordinates (i, j), 
I(i, j) represents the incoming pixel value (digitized to 
eight bits), and 
(i, j)EQ(k, I) represents that a given output pixel at (k, I) 
6S will map to a region (i, j) in the input image deter-
mined by the index set Q(k, 1). 
The weighting factor wO, j) is preferably a sixteen bit 
signal, but of course may be of different bit lengths 
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depending upon the precision required. Bit lengths of teen pixels surrounding the input pixel to be interpo-
other signals and table sizes described below may of lated. Next, each of the sixteen pixels surrounding the 
course vary in length also depending upon the specific input pixel to be interpolated is assigned to weight, i.e., 
design of the remapper ~rding to the invention. w(io. jo) ... W(io+3Jo+3). Then the input pixel value 
Thus, the input image area is summed in the input 5 (radiance) of each of the four by four patch of pixels is 
image to create the weighted average of the output multiplied by its assigned weight and summed to deter-
pixel. The input image regions (i, j) are not allowed to mine the interpolated weight, which is then assigned to 
overlap. The Collective Processor operates on each the particular output pixel being processed. Each out-
pixel and cannot use the same input pixel in two sepa- put pixel, for which interpolation is necessary, is then 
rate index sets. 10 stored in an output frame buffer. 
The output addresses (k, I) for each output pixel are The interpolative processor can be periodically ap-
stored in an address look-up table (ALUT). Such table plied to a buffer memory where all the input image pixel 
includes 1,048,576 words each of sixteen bits. Each values are stored in an input Cartesian coordinate sys-
word corresponds to an output address. The sixteen bit tem. A sequencer steps through the memory in a prede-
width indicates that output addresses for a 256 by 256 15 termined manner. Because the entire output image is not 
output image are possible. The length of the table al- created with the interpolative processor, not every 
lows for an input image of up to 1024 by 1024 pixels in output pixel k, 1 is selected, but rather, the particular 
size. When the programmable remapper is to be used output pixels k, I are selected according to the require-
with an image smaller than this maximum, the Address ments of a particular stored transform. The sequencer 
Look-Up Table (and the Factor Look-Up Table) may 20 applies such output matrix coordinates to the address 
be segmented to allow several transforms to be loaded and the factor memory. For each output pixel location 
at once. (Of course, a larger memory may be provided k, I the address and factor memory contains the address 
to accommodate a larger input pixel matrix.) Accord- of the leading comer input pixel at io, jOt of the input 
ingly, many different transforms may reside in the mem- pixel matrix, and also includes weight factors w(io. jo) to 
ory of remapper of the preferred embodiment, each one 25 w(io+ 3, jo+ 3) of the four by four array or patch of pixels 
available and selectable by user commarid. about the input pixel for which interpolation is neces-
The weighting factors w(i, j) for each input pixel are sary. 
stored in a Factor Look-Up Table (FLUT) which is Such weights, w(io, jo) to W(io+3, jo+3), the leading 
also one megaword (1,048,576) and sixteen bits wide. comer address io. jo and the output pixel matrix address 
The weighting factor allows 10 bits of dynamic range 30 k, I are passed to a data selector. An address generator, 
for use in normalizing the radiance or light intensity of with the comer address io, jo received from the data 
each pixel. This normalization of each pixel allows as selector generates each address location of the four by 
many as 1024 input pixels to be collected into a single four interpolation matrix and in serial fashion applies 
output pixel while preserving the average radiance of them to the input pixel frame store buffer memory. 
the input pixels. The remaining six bits of the weighting 3S Each pixel value I(i, j) is multiplied by it, assigned 
factor provides a (+or-) shaping factor signal to pro- weight w(i, j), and applied to the multiplier from the 
duce an output pixel free of aliasing. Such bits of the data selector. 
factor look-up table may be arranged in different pro- Next, each of the products of the multiplier are ap-
portions to compromise the anti-aliasing feature for plied serially to the Adder where each weighted input 
dynamic range. 40 pixel of the four by four interpolation is summed with 
INTERPOLATIVE PROCESSOR the sum 9(k, I) being stored at address k, I of the output 
matrix frame memory. 
The Interpolative Processor is to create output pixels The interpolative processor starts with a predeter-
when an input pixel is to be mapped into more than one mined leading comer of the input pixel patch where the 
output pixel. Such a condition exists where a ray/ring 45 given output pixel reverse maps into the input pixel 
mapping grid overlaps a Cartesian matrix of input pixels matrix. The leading comer defines the patch of pixels 
as shown in FIG. 3. The input pixel (i=8, j=8) maps about the input pixel to be interpolated. The weights for 
(for illustration purposes only) into the output matrix each such pixel are stored in memory in look-up tables 
for (k=0, 1=0 to k=4, 1= 10) a total of 40 output pixels. and the processor performs the equation: 
Consequently, the Interpolative Processor is used SO 
according to the invention where the coordinates of the 
mapping grid are more densely packed than the actual 
pixels of the image sensor, such as at the center of a 
ray/ring exponential grid. Under such condition, it is 
necessary to interpolate among existing input pixels to SS 
determine the radiance or pixel value of an output pixel. 
In effect, an output pixel is selected for which its pixel 
value is to be determined. Then, a number of "interpola-
tion" input pixels are selected which surround the input 
pixel that maps into the selected output pixel (as well as 60 
others). An interpolation of radiance values is then 
performed for all of such "interpolation" input pixels to 
determine the radiance to be assigned to the selected 
output pixel. ' 
The input pixel for which interpolation is required is 65 
considered to be at the center of a four by four "patch" 
of input pixels. Such patch is defmed by a leading cor-
ner address, i." jo. in the input matrix and includes six-
3 3 
9(1<, I) = 1: 1: wt:n. m: I<, I) . I(i,/.,I<, I) + II), j,/.,I<, I) + m» 
(3) 
lI=om=o 
The Collective and Interpolative processors are de-
signed so that each output pixel originates from one 
process, or the other process, but not both. Accord-
ingly, the output memory is fllied with pixel values from 
one or the other process. 
PREFERRED HARDWARE EMBODIMENT OF 
THE DUAL FLOW PROGRAMMABLE 
REMAPPER 
The collective processor 20 and interpolative proces-
sor 22 of FIG. 2A are shown in FIGS. 2B and 2C. The 
numbers in these drawings do not necessarily corre-
spond to the numbers in succeeding drawings, and are 
particular only to FIGS. 2A, 2B and 2C. 
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Describing the collective processor first, the pixel Assuming that a pixel signal value has been applied to 
value of each pixel is applied to the multiplier and multi- the switch, the switch position determines which one of 
plied by an 8-bit scale factor stored in a register. Such two banks of frame buffer memory will be selected for 
scale value is stored in the register via a controlling inputting the incoming pixel values. The bank of frame 
microcomputer. The result of the multiplier is an II-bit 5 buffer memory not currently being written into is used 
word representing the scaled pixel value. to process the frame or matrix of input data that was 
A switch can periodically switch between contacts to input during the previous frame time. After the entire 
separate collective processing into even and odd por- frame of image data is stored in the odd frame buffer 
tions. Such separation allows the collective processor to and the even frame buffer, the positions of the switches 
operate at one half of the speed that would be necessary 10 change with the result that the frame that has been 
to process all of the pixels in a single serial flow. By stored is processed while a new frame is simultaneously 
such separation, the clock cycle of the collective pro- being input into the others of the banks of frame buffer 
cessor is reduced from a 10 MHz clock rate to a 5 MHz memories. 
clock rate. Processing begins by reading an address out of the 
A description of the odd portion of the collective 15 sub-image address memory. Such memory, of a size of 
processor is presented with the understanding that the 32K long and 64: bits wide, contains two logical data 
even portion operates similarly when the switch is signals for each output pixel to be created: (1) the source 
placed in the alternate position. The II-bit pixel value address of the upper left comer of the four by four 
and the switCh is multiplied in a multiplier by a 16-bit "patch" of input pixels to be used in the interpolation, 
weighting factor from the factor look-up table (FLUT) 20 and (2) the destination addresses in the output image 
(odd). The FLUT is a 512K by 16 bit memory which where the resulting pixel is to be stored. The source 
sequentially outputs weighting factors - one per input address is applied to the address generator which auto-
pixel - in synchronism with the arrival of input pixel matica1ly generates the address io. jo; io. jl; ... h, j3 of 
data. The result of multiplication of the scaled pixel the other 16 input pixels in the four by four patch from 
value with the weighting factor in the multiplier is a 25 which the interpolation value is to be determined. 
weighted pixel value of 27 bits which is applied to the These pixel addresses are applied to a frame buffer. The 
Adder. odd interpolative pixel value signals are applied to the 
The other input to the adder arrives from an accumu- multiplier where they are multiplied by the same scale 
lator memory. The accumulator memory stores the factor by which the collective pixels are multiplied. It is 
partial results of the input frame or matrix as it is being 30 advantageous to multiply the pixel values in the frame 
created. Such accumulator memory is effectively buffer in that only 8 bit pixel values are stored in frame 
cleared between frames. A 32-bit signal from accumula- buffer rather than II bit yalues after multiplication. The 
tor memory represents any previous results that have II bit scaled pixel values (each one of the four by four 
been created for the particular output pixel. The address patch of interpolation pixels) are applied serially to the 
of the output pixel is determined by the contents of 35 multiplier. The interpolation weighting factors, stored 
Address Look-up Table (ALUT). in sub-image factor memory, are serially applied to an 
The ALUT is a 512K by 16 bit memory which se- expansion PROM which outputs the corresponding 
quentially reads out 16-bit output addresses-one per weighting factor to the multiplier. The PROMs are 
input pixel. The sum of the 27-bit weighted input pixel each ofa size of 256 by 16 by 12 bits. The term "256 by 
value and the 32-bit previous result is stored back into 40 16 by 12 bits" indicates that one of sixteen different 256 
the same location from which the 32-bit signal came. location "tables" may be selected, each of which con-
Accordingly, accumulator memory ultimately stores tains 12-bit number signals. 
the output pixel value equal to themany-to-one portion At anyone time, 256 memory locations are accessi-
of the mapping of the input matrix or frame to the out- ble, each one of which contains a 12-bit factor. The 
put matrix or frame. 45 table number is specified by a run-time parameter. The 
In addition to storing the results of the multiplications specific factor from the 256 available in the expansion 
and "collective additions" of prior input pixels into one PROM is indexed by sub-image factor memory. 
output pixel location, the results are continuously ap- The memory is a Random Access Memory of 32K by 
plied to the output or the display memory. When the 16 by 8-bits, meaning that there are 32K logicalloca-
output frame has been completed, that is, all the input SO tions (one for each output pixel) and for each location 
pixels have been processed, the output frame contains there are 16 weighting factors for each four-by-four 
the collected or updated information, obviating the interpolation patch, and each weighting factor is 8-bits 
need to transfer the contents of accumulator memory to wide to access one of the 256 possible entries in the 
the output memory. At the end of the frame, the accu- PROM. One of these sets of 16 8-bit factors is read out 
mulator memory is cleared, and a new cycle begins. The 55 of sub-image factor memory 56D and is applied to the 
data are added together at the output memory, and do PROM for accessing one of the 256 12-bit signals from 
not necessarily represent sets of output pixel informa- the PROM. This 12-bit number is the interpolation 
tion which are exclusive of each other. In other words, factor (one of 16 in the four-by-four interpolation patch) 
an output pixel of the output memory may be filled from applied to multiplier. Thus, a scaled pixel value is multi-
collectively processed odd and even pixels. 60 plied by one of sixteen interpolation weighting factors 
Turning next to the Interpolative Processor, the input each of which is sequentially applied to the Adder. The 
pixel value is not immediately scaled, but rather is ap- results of even and odd processing are added together in 
plied to a frame buffer depending on the instantaneous the Adder and applied to the Adder which sums the 
position of the switch. The switch performs an identical results of the sixteen multiplications necessary to form 
function to that of the prior discussed switch in the 65 the interpolated output pixel. . 
Collective Processor. It sequentially applies input pixel A register holds the partial results while they are 
signals in an odd and even fashion to frame buffer even being created by even and odd interpolation processor. 
and frame buffer odd. When all sixteen input image pixels have been processed 
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and the output pixel is complete, the result is written to associated with merging different outputs of different 
a frame average memory and to output memory. processors is avoided. 
The frame averaging feature is employed to reduce Yet another object of the present invention is to pro-
the amount of noise in the image, as well as to perform vide a system having an efficient single-type-processor 
special effects. The frame averaging is accomplished 5 design whereby the use of multiple processors does not 
differently in the Collective Processor and the Interpo- overload any particular processor or underutilize an-
lative Processor. In the Collective Processor, the aver- other. 
aging is accomplished in the accumulator memories. Yet still another feature of the present invention is to 
The memories are not cleared after the output frame is provide a system with a single flow architecture adapt-
completed, but the results of the next frame are simply 10 able for variable sized and overlapping pre-images 
added on top of the previous frame's data. The results which can be varied on an output pixel by output pixel 
are normalized or divided by the number of frames basis, for not wasting time with a larger than necessary 
added, by adjusting the scale factor. fixed pre-image nor tiling together smaller fixed pre-
The frame averaging in the Interpolator Processor is images to produce a larger pre-image. 
accomplished in a similar way, but it is not as straight 15 It is also an object of the invention to provide an 
forward as in the Collective Processor. The results of inlage remapping system whereby multiple processing 
each completed output pixel are written both to the ~Iements .may be ~ded to the system ~o achieve a linear 
display or output memory and to the memory called ~c~ease m processmg power. !here IS no fun~ental 
frame average memory. This frame average memory limit to the. number of processmg elements which may 
serves ilie same function (in the frame average process) 20 be present m ~e system: .. . 
as the accumulator memories of the Collective Praces- Anoilier object of the mventlon IS to proVlde a system 
sor. After the fIrSt frame is processed, the frame average ~here the pr~image. of any. outpU! pixel .U: a non-con-
memory contains a copy of the interpolation contribu- ti~OUS ~ll~tion of mput plXels WIth positive and neg-
tion to the output display. During the processing of the atlve .welghting fa~tors. .. . 
t fi th ults of th I ted' I al 2S It IS another obJect of the mvention to proVide an ~exaddramd e, he res. tie ne~ y ~real al PIX; vthue image renl8pping system which can choose ilie resam-
I;S • e t~ t e preVl<,>us ram~ s plXe v u~ lor . at piing kernel, or pre-image, for each output pixel to be a 
location usmg the regtster. This new result IS applied function of tlte eigenvectors and eigenvalues of tlte 
both to the out~ut memory and the frame average mem- Jacobian matrix describing the mapping at iliat location. 
ory (for averagmg yet another frame). 30 It is yet anotlter object ofilie invention to provide a 
OBJECTS OF THE INVENTION system for encrypting and decrypting an image. 
Accordingly, it is an object of the invention to pro-
vide a system where anyone of a plurality of different 
transformations may be used to transform an input 35 
image to an output image. 
It is another object of the invention to provide a 
remapping system by which one or more transforma-
tions may be discovered or used to map or transform an 
input image for presentation in an output inlage for use 40 
by a pattern recognition system so that a priori known 
in-plane motions or "optical flow" of input time-vary-
ing images become translations in the output image. 
Another object ofthe invention is to provide a system 
for geometric compression and decompression of im-
ages. 
It is another object of the invention to provide a 
system for performing a correlation between an input 
image and reference image in real time. 
It is yet another object of the invention to provide a 
system for implementing single layer neural networks. 
This is accomplished by treating each input pixel as an 
input node and each output pixel as an output node. 
Each output is calculated as a weighted sum of all input 
nodes where the weighting factors are stored in the 
factor look up table memory. Another object of the invention is to provide an 
inlage remapping system which provides a real time 4S 
remapped image according to anyone of a number of SUMMARY 
different remapping transfom18tions, each of which is The objects identified above as well as other advan-
selectable on a frame-by-frame basis. tages and features of the invention are provided by the 
Another object of the invention is to provide a system system of the invention for remapping input images 
for remapping an input inlage into an output inlage for SO from one coordinate system to ano,ther using a set of 
presentation to visually-impaired people. look-up tables for the data necessary for ilie transform. 
Another object of the invention is to provide a The transforms, which are operator selectable, are pre-
remapping system for transforming input pixel infOrnta- computed and loaded into massive look-up tables. Input 
tion into output pixel infom18tion whereby many input pixels. via ilie look-up tables of any particular transform 
pixels are mapped into a single output pixel with radi- 55 selected, are mapped into output pixels with the radi-
ance information of such input pixels appropriately ance infom18ti9n of the input pixels being appropriately 
weighted and where one input pixel is mapped into weighted. 
many output pixels with radiance infom18tion of pixels Novel remapping transfom18tions are used in the 
surrounding such pixel appropriately interpolated for programmable renl8pper to transform an input image 
such output pixels. 60 into a warped output image to accommodate for certain 
Yet another object of the invention is to provide a defects of visually-impaired people. For ilie disease of 
programmable remapper with a single flow architecture maculopathy, the central vision field of the eye is miss-
for creating output pixels with different levels of preci- ing or impaired. and a mapping transfom18tion is de-
sion. tiined to provide a hole in the center of the input image 
Another object of the present invention is to provide 6S with the mapping transformation causing the informa-
a programmable remapper with a single flow architec- tion in the entire input image to be stretched in the 
ture where the entire output inlage is created with a output image about sqch hole. For the disease of retini-
single algorithm 8I1d processor whereby the problems tis pigmentosa (tunnel vision) the eye bas a loss of pe-
11 
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ripheral vision. A mapping transformation is defined to FIG. 11 illustrates the preferred embodiment of the 
compress the periphery of the input field to a smaller output interface used with the preferred embodiment of 
radius corresponding to that of the remaining viable the processor of the present invention as illustrated in 
retina. FIG. 12; and 
The invention further includes apparatus and a 5 FIGS. UA and UB are data flow diagrams of the 
method for panning the input data creating the effect preferred embodiment of the processor used in the sin-
that an input image is moved with respect to a transfor- gle flow architecture of the present invention as shown 
mation pattern. Output panning is also provided. in FIG. 9 illustrating more detail. FIG. 12B includes the 
The image processing system of the present invention additional features 545, 547, 549 and 5S1 which are not 
comprises a camera, an analog to digital converter, a 10 shown in FIG. 12A. 
programmable remapper, a digital to analog converter, FIG: 13A is an illust~ti?n of the prior art's 16 bit 
a video interface and a monitor. Preferably, the pro- collective A~UT o~garuzat.lon; .. 
grammable remapper comprises one or more identical FIG: 13B 15 an illus!ra~on of the 16 bit modified 
processors and an output interface. The processors col1ec~ve ALUT orgaruzat~on of !he FIG. 10 alternate 
comprise an address look-up table, a factor look-up 15 embodtment C?f the .present. mvention;. , . 
table, a frame buffer, a multiplier, an adder, and an . FIG. I~A 15 an illustra~on .of the pnor art s 16 bit 
output memory. The data selected by an ALUT is ,:e- mterpolattve :"-L~ org~tton; . . 
ceived from the frame buffer and modified in the multi- FIG. 14B 15 an illustration of the 21 bit modified 
plier by the factor look-up table. The resultant informa- interpolative ;4-LUT organization. of th~ FIG. 9 pre-
tion is engaged in an accumulation feedback cycle prior 20 ferred emh?dtment of !he present mventlon; . 
to entering an output memory. The output memory FIG. 1515 a block diagram of the preferred embodl-
inputs to an output interface which is in active connec- ~ent ?f ~e pro~b~e remapper o~ the present 
tion with the digital to analo converter and video mvention ill.ustrating the. smgle ~ow ar~hitecture; 
. ten g FIG. 16 15 a block diagram illustrattng the output 
mace. 25 interface for the preferred embodiment processors of 
BRIEF DESCRIPTION OF THE DRAWINGS the present invention; 
FIG. 17 is a block diagram illustrating the memory 
.The objects, advantages and features of the invention select and output pan overflow blanking logic of the 
~l bec?me more apparent by reference to .the. draw- present invention; 
mgs w~c~ are II:ppended hereto and. w.herem ~ike nu- 30 FIG. 18 is a block diagram illustrating an embodi-
mer~s mdlcate ~e p~ and wherem illustrah~e em- ment of the output pan overflow blanking logic of the 
bodiments. of the mve~tlon are presented o~ whic~: present invention; 
FIG. 115 a schematiC of a Video system m~ludm~ a FIG. 19A is a block diagram illustrating a first em-
programmable remapper of the present mventlon bodiment of the memory select logic of the present 
whereby input images may be transformed according to 35 invention. 
an operator selectable transform into. an output ima~e; FIG. -19B is a block diagram illustrating a second 
FIGS. 2A, 2B and 2C are bloc~ diagrams of a pnor embodiment of the memory select logic of the present 
art programmable remapper showmg the two channels invention which can be used if output panning is not 
of processor of the programmable remapper; desired . 
. FIG~. 3a an? 3b illustr~tes a ~any-to-one transforma- 40 FIG.' 20 is a block diagram illustrating an embodi-
hon of mput pIXels to a smgle PIXel, and a one-to-many ment of the output interface pan implementation of the 
t~ansfo~ation of a ~ingle input pixel to many output present invention; 
pIXels usmg the ray-nng transform; The above general description and the following 
FIG .. 4 illustrates an ~tefP?lation met~od.b~ which detailed description are merely illustrative of the ge-
the radiance value of smgle mput locatIOn 15 mterpo- 45 neric invention, and additional modes, advantages and 
lated among surrounding input pixels for determining particulars of this invention will be readily suggested to 
the radiance value of a single output pixel in a one-to- those skilled in the art without departing from the spirit 
many transformation; and scope of the invention. 
FIG. 5 is an illustration of the results of a transforma-
tion from an input image to an output image useful to a SO DESCRIPTION OF THE INVENTION 
person with the eye disease of maculopathy; FIG. I illustrates the programmable remapper 10 of 
FIG. 6 is an illustration of the results of a transforma- the invention in the environment of a complete video 
tion from an input image to an output image useful to a system including a camera 4 which produces an elec-
person with the eye disease of retinitis pigmentosa; tronic signal on lead 5 corresponding to image 2. Cam-
FIG. 7 illustrates the use of input panning with a 55 era 4 is preferably a conventional video camera, but 
ray-ring transformation so that the transformation may may be of other technological forms such as an array of 
be centered on the input image thereby preserving the charge coupled devices, etc. If the camera 4 produces 
scale and rotation invariance features of the trans- an analog data stream rather than direct digital values, 
formed output image; an analog to digital converter 6, in a well known man-
FIG. 8 is a block diagram of the programmable 60 ner, accepts the electronic video signal on lead 5 to 
remapper of FIG. 1 showing the multiple channels of provide a series or matrix of pixel cell coordinates (i.e., 
processors associated with the single flow architecture; location data) and radiance values of image cells or 
FIG. 9 is a data flow diagram of the preferred em- pixels of an x-y Cartesian matrix according to a matrix 
bodiment of the processor used in the single flow archi- of I columns and J rows. The address or position in such 
tecture of the present invention; 6S matrix is designated by its position in such matrix (ij). 
FIG. 10 is a data flow diagram of the alternate em- The video signal at each address in the matrix has a 
bodiment of the proceSsor used in the single flow archi- pixel value or "image state" data such as light intensity 
tecture of the present invention; value, color, depth, height or other picture cell data. 
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Such pixel values and associated addresses are applied 
in real time to programmable remapper 10 where one of" 
a plunility of mapping functions stored therein maps or 
transforms the input pixels and their pixel values into an 
output (u,v) Cartesian matrix characterized by K col- 5 
umns and L rows. An output image of the remapped 
input image may be displayed on a monitor 18 via a lead 
16 from a conventional digital to analog converter and 
video interface circuit 14 which receives the output 
to be more efficient. To see why let's look at what is 
required to make each processor in the dual flow 
Remapper perform the function of both processors, or 
equivalently, implement equation (4). 
"Collective" Single Flow Architecture Implementation 
One problem with the dual flow Collective Processor 
is that it does not allow overlapping {ij} pre-images. To 
correct this, we let the Collective Processor operate 
signal on lead 12. 
Digital image processing, whether for video display 
10 from a frame store and explicitly specify the pixels in 
each pre-image. We include in the Address Look Up 
Table (ALUT) both the destination address in the out-
put image (as before) and the source address of the input 
or other use of the processed image, almost always 
assumes some continuous nature to the geometrical 
relationship between input and output images. For 
much digital image processing, the geometry is taken as 15 
being unchanged, an extreme case of continuity. Well 
known examples are histogram equalization, median 
filtering, and the like. 
Some special effects in television image processing 
employ non-constant relative geometry, although it is 20 
ordinarily oflow algebraic order. Two examples are (1) 
creating picture-in-a-picture and (2) causing a video 
image to appear as if it were projected onto the face of 
image as shown in FIG. 13B. The processing sequence 
then proceeds as follows: 
1. Read the sources address from the ALUT 
2. Read the source pixel from the image buffer 
3. Read the factor from the FLUT 
4. Multiply the factor and the pixel value 
S. Read the destination address from the ALUT 
6. Read any previous partial sum from the ac-
cumulator/display memory 
7. Add the previous partial sum to the product of step 
4 
a rotating cube. In such special effects, there may be 
discontinuities, but over most of the image the relative 2S 
geometry is designed so as to appear continuous. 8. Write the result to the accumulator/display mem-
Although digital image processing ineluctably relates ory 
grids to grids, the specification below makes reference Table 1. Processing Algorithm for Collective SF A 
to the perceived underlying continuous (and often, dif-. ... 
ferentiable) relationship between coordinates· in the 30 This process contmues until the entire co!'ten~ of the 
input and output images. The digital images being pro- look up tables have been read. The essentIal difference 
cessed are then regarded as sample values drawn from lies in what factors we choose fo~ the FLUT and .the 
an image presumed to exist on a continuous coordinate structure of the ALUT. The modified ALUT reqUires 
system. This perspective allows the exploration of 36 bits to process each input pixel, while the original 
image transforms of arbitrary algebraic order and their 35 Collective ALUT requires only 16 bits. 
realization in real-time video. 
Mathematics of the Single Flow Architecture 
In the preferred architecture, we have eliminated the 
"dual flow" of the Collective and Interpolative Proces- 40 
sors of the prior art remapper and replaced it with a 
"single flow" architectur~ (SF A). The functional differ-
ence between the two proCessors lies in the fixed pre-
image and the factors we use for the weighting function. 
For local-radiance-preserving interpolation, the sum of 45 
these factors over the pre-image would be unity, while 
in the collective processor this sum would equivalently 
be the inverse of the number of pixels in the pre-image. 
The operation of the SF A can be described by: 
"Interpolative" Single Flow Architecture 
Implementation. 
In the dual flow Interpolative Processor, only the 
leading corner (xu, .. Yu,v) of the 4-by-4 patch of input 
pixels and the destination address are stored in the 
ALUT as shown in FIG. 14A. Dedicated circuitry 
calculates the addresses of the pixels in the pre-image 
using offsets from this leading corner. Because of the 
arbitrary shape of the pre-image in the SF A, we must 
store explicit addresses of every source pixel in the 
pre-image as shown in FIG. 14B. We also must signal 
the end of one pre-image and the beginning of the next. 
The latter is accomplished, for example, by a single 
O(u. v) = 1:1: [(Xi, Yj) • 1+'(4 j; u. v) 
{4j} 
(4) 
SO "pre-image identifier" bit in each ALUT entry which is 
set to '1' to signal the last pixel in the pre-image and to 
'0' otherwise. Since we are creating the entire output 
image with this processor, we can create the pixels in 
the order of their output locations, alleviating the need 
where: 
o(u,v) is the output pixel being created, 
{ij} is a set of indices that is a function of u,v, 
I(xi,Yj) are the source pixels in the pre-image, and 
w(ij;u,v) are weighting factors. 
55 to store the output locations of each pixel. The process-
ing sequencing of this architecture is shown in Table 2. 
This process Continues until the contents of the Look 
Up Tables have been read. 
1. Read the source pixel address from the ALUT 
Implementation of the Single Flow Architecture 
60 2. Read the source pixel from the frame buffer 
It would seem from equation (4) that the Collective 
Processor should be the basis for the SFA; however, 
this may not be an optimal implementation of the de-
sired equation. With some modification, either the CoI- 65 
lective Processor or the Interpolative Processor could 
be made to flll all of the output pixels, but an architec-
ture derived from the Interpolative Processor turns out 
3. Read the factor from the FLUT 
4. Multiply the factor and the pixel value 
S. Accumulate this value with any previous values in 
the accumulator register 
6. If the pre-image identifier bit is a zero go to step 1 
7. Else, write the output results to the display mem-
ory 
8. Increment the output memory address 
15 
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Table 2. Processing Algorithm for Interpolative SF A processing zeros for the pixels not included in the inter-polation kernel. The SF A also removes the read-modi-
fy-write loop that was an inherent bottleneck in the 
Collective Processor, allowing the SFA to operate at 
In the original interpolator, there were three 16-bit 
entries for every output pixel created. Now we have n 
21-bit entries for every input pixel, where n is the num-
ber of pixels in the pre-image of that output pixel. The 
single bit on the right of the entries in FIG. 13B repre-
sents the status of the pre-image. A '0' in this location 
tells the processor to keep accumulating the partial sum, 
and a 'I' indicates that this is the last input pixel that 
contributes to this output pixel. The 'I' initiates flushing 
the completed sum to the display memory. As a mini-
mum, only a single bit is required; however, this field 
may be increased to hold additional information about 
the transform which Can be decoded for more efficient 
processing of the image. An example might be encoding 
a certain number of output pixels to skip places where 
the transform never writes. See FIGS. 13A, 13B, 14A 
and 14B. 
5 higher clock frequencies. 
The most important advantage of the SFA, however, 
is that the new architecture will allow a level of perfor-
mance not previously achievable. At video rates, the 
original Remapper was capable of producing a 2S6-by-
10 2S6 output image, only half of which could be filled 
with the Interpolative P.rocessor. These limitations 
were the result of speed limitations on the hardware 
which operated at 10 MHz. This output image size is 
not satisfactory for many applications in pattern recog-
IS nition where S12-by-S12 images are becoming standard. 
The important performance gain with the SF A is not so 
much raw processing speed as its ability to be parti-
tioned for parallel processing. It is possible to have two 
or more identical SF A processing elements operating in 
Comparison of Collective and Interpolative 
Implementations 
20 parallel, with the first processing element creating the 
"top" half of the output image, and the second process-
ing element creating the "bottom" half of the output 
image. In fact, any number of processing elements may There are two main differences between the "Collec-
tive" and the "Interpolative" implementations of the 
SF A. The flfSt is that the Collective version uses more 2S 
memory in the ALUT than the Interpolative version 
does. The second difference is how the two flows com-
bine the partial sums into completed output pixels. The 
Interpolative processor does this more efficiently by 
holding the partial sums in a register until the summa- 30 
tion is complete and then releasing the result to the 
display memory. The Collective version, on the other 
hand, employs a technique called "read-modify-write" 
(steps 6, 7, and 8 of Table I). This technique is inher-
ently slower due to the access time of the memory (sev- 3S 
eral times that of the register used in the Interpolative 
version). This is a major speed limiting bottleneck in the 
Collective design. It is possible to eliminate this read-
modify-write loop by judicious ordering of the look up 
tables to create the output pixels in order. Thus, we 40 
chose the interpolative version implementation of the 
single flow architecture. It is this architecture we refer 
to as the Single Flow Architecture, and is shown in 
FIG. 15. 
Advantages of the Single Flow Architecture 
be used, each creating a fraction of the output image. 
The results of each processor can easily be combined 
for display. . 
Unlike the prior Remappers, the amount of process-
ing power required for a particular transform is no 
longer driven only by the resolution of the input and 
output images. Instead it is a function of the average 
number of pixels that constitute the pre-image. For 
example, if only a few input pixels affect any given 
output pixel, then the processing power required is less 
than if each output pixel is affected by several input 
pixels (as might be the case for extremely accurate inter-
polation, etc.). 
More subtle advantages of the new architecture arise 
from the increased performance over the previous 
Remapper. This performance increase is due to the 
increased end to end processing power afforded by 
using mUltiple SFA's in parallel. This increased ability 
allows us to increase the output image size from 2S6-by-
256 to SI2-by-SI2, and increase the interpolative ability 
from only 32,700 output pixels to the full output resolu-
4S tion of 262,144 pixels. 
The Single Flow Architecture is an extension of the Hardware Implementation of Input Image Panning 
dual flow Programmable Remapper architecture, yet it The hardware required for input image panning for 
offers several advantages which make it much more the preferred embodiment processor 10 is illustrated in 
powerful than its predecessor. The most obvious advan- SO FIGS. 12A and 12B. Input pan is accomplished by 
tage of the SF A is that we no longer have two proces- setting the appropriate x and y pan values in the pan 
sors which create output pixels with different levels of register 549 of FIG. 12B. This is usually accomplished 
precision. Since the entire output image is created with digitally by a controlling computer, but many come 
a single algorithm and processor, we can avoid the from a joystick or other pointing device which will 
problems of merging the different outputs of the Inter- 5S supply a digital value calibrated in pixels which may be 
polative and Collective Processors. The SFA is also a stored in this r:egister. The value in this register can be 
more efficient design because one type of processor is updated for each input image frame. This pan value 
not idle while the other is overloaded. The SF A also from the pan register 549 is supplied on lead 547 for 
allows variable sized and overlapping pre-images. The presentation to the adder 554. The input image address 
overlapping of pre-images is a requirement for interpo- 60 data from the ALUT 540 on lead 544 is also applied to 
lative processing and is an added benefit for collective the adder 554 which adds the data on lead 544 and 547. 
processing. The fact that the pre-image is of variable The result of the addition is available on lead 551 and 
size means that the processor is not wasting time with a becomes the actual address to the frame buffer memo-
larger than necessary fixed pre-image, nor is it wasting ries 534A and 534B. In addition to calculating the sum 
time tiling together smaller fixed pre-images to produce 65 of the data on leads S44 and 547, the adder S54 can also 
a larger one. In the Interpolative Processor, if we detect if the result of the addition causes the result on 
wanted to do a 3-by-3 interpolation instead of a 4-by-4, lead 551 to overflow the boundaries of the frame buffer 
we had to waste seven out of sixteen machine cycles memories (tries to access a memory location greater 
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than physically available), or underflow the boundaries vice. The x and y components of the pan value are 
of the frame buffer memories (tries to access a negative transmitted by leads 402 and 404 respectively to the 
memory location.) This overflow/underflow informa- output pan x register 400 and the output pan y register 
tion can be used to "blank out" the data from the frame 406. These registers contain the 100bit two's comple-
buffer memories to prevent the image from "wrap- S ment (positive or negative) values of the pan which 
ping", that is, keeping the left portion of the image from allow a# + / - 5 12 pixel pan in both the horizontal (x) 
appearing on the right side, etc. This can be achieved by and vertical (y) directions. The x and y pan values are 
setting control signals to the multiplier S~ to tell it t.o presented on leads 410 and 408 respectively and com-
r~lace th~ (erroneous) da.ta on lea~ ~ Wlth zero. This bined into a single lead 172 which is passed to the adder 
will effectively blank, or Ignore this mput data. 10 164 to modify the pixel sequencer's addresses to the 
Hardware Implementation of Output Image Panning output memories. 
Output panning is accomplished by the output inter- Adder 
f~ 7~ by sbifting the addr~ to the output memo- The adder 164 accepts input from the output pan 
nes p~or to dis~lay as shown m FIG. 11. In normal 15 register 170 and the pixel sequencer 150. The adder 164 
opera~on, the p~el seq~encer 150 reads each outP~t will add the 9.bit tmSigned magnitude addresses from 
pIXel m turn until all .plXels have been read and ~- the pixel sequencer 150 and the 100bit two's comple-
play~ on the screen V18 lead 12. ~en output pannmg ment (signed) pan values from the output pan register 
IS active! these addresses from tJ;1e p~el sequencer 150 170 to produce a pair of 100bit two's complement ad. 
are .modified by an amount specifi~ m the output pan 20 dresses which index the desired output pixel. As shown 
regISter so as to actwilly address pIXels other than the . FIG th f . d 
ominal . 1 S· th shift al' tant r. th m . 20, e x and y components 0 the pIXel ad ress 
D • pae. mce . e . v ue 15 C:O~ or ~ and pan value are operated on individually with the x 
frame tune, ~e effect IS to s~ft t~e enure ~ge v~rti- pan adder 432 and the y pan adder 438. The x pan adder 
cally and ho.nzon~lly a s~dic dl~tance. It 15 possible 432 accepts the 100bit two's complement x pan value on 
to allow the Image mformatlon, which would have been 25 lead 410 d th 9 b' . ed 't d . I 
shifted off of the edge of the output image, to be shifted an e· It tmSlgn magm u e pae sc:-
in on the opposite side. The result of this operation is to q~encer address on the ~ead 428. and c;omputes thm 
"scroll" the image. As information is lost off of one (~gned) sum. The rc:sult .IS a 100bit t~o s compl~ent 
edge of the image, it appears on the opposite side. It is (Signed) n~ber whi~h IS separated ~to. two SI~alS. 
also possible to prevent this information from being 30 The fmt Sl~ co~tains the nme least Significant b~ts of 
displayed. This process is called "blanking" the display. ~e sum and ~ a~ailable ~n I~ 434 .. The second Signal 
The blanking or scrolling of the panned output is con- IS the .most Significant bit and IS available on lead 436. 
trolled by a user configured input on lead 210 as shown The Signal on. lead 434. becom~ the x address .to the 
in FIG. 17. The logic which controls the output blank- output memones 70, while the Signal on lead 436 IS used 
ing is shown in FIG. 18. 35 by the memory sel~t an~ pan overflow blanking logic 
The output pan hardware embodiment is shown in 154 to blank .the display I~ n~. The y pan adder 
FIG. 20 which is a detailed drawing describing the pixel 438 operates m a manner similar to the x ~ add~r 432. 
sequencer 150, the adder 164 and the output pan register ~e data on leads 434 and. 440 are combmed mt~ a 
170 of FIG. 16. As seen in FIG. 20, the pix~l sequencer sm~le lead 168 for addressmg the output .mem~nes, 
150, the adder 164 and the output pan register 170 are all 40 ~hile the data on leads 436 and 4SO are co~bmed ~to a 
segmented into separate "x" and "y" components smgle lead 169 for use by the output blanking lOgiC. 
where x refers to the horizontal dimension and y refers 
to the vertical dimension. 
Method of Using Input Image Panning in Combination 
With Output Image Panning 
Pixel Sequencer 45 A third type of panning results from wing input 
The pixel sequencer 150 is driven by a master "pixel image panning in combination with output image pan-
clock" on lead 420 and increments the x counter 422 to ning. Such third type of panning is equivalent to hold-
sequence through the pixels in a single row. The current ing the input image position constant while the transfor-
pixel's x address (or matrix column) is then available on mation is moved about within the input image. 
lead 428 as a 9-bit unsigned magnitude binary number. SO Referring again to the low vision transformation illus-
When the x counter reaches its maximum value (the end trated in FIG. S, if the scotoma 90 is in the center ofthe 
of the row), the counter is reset and the signal on lead screen, yet the target on which the center of the sea-
424 is activated to increment the y counter 426 to point toma is to be displayed is in the upper right band comer 
to the next line of the image (orrow of the matrix). Thus of the output image, then the third type of panning 
the pixel sequencer 150 reads all of the first line of the 55 allows the scotoma 90 and associated warping to be 
output image, then reads all of the second line, and so on moved to the upper right band portion of the output 
until the entire image has been read. The x and y ad- screen and the new image information warped such that 
dresses are passed via lead 152 to the adder 164 for the target is warped about the translated scotoma. This 
implementation of the output panning process. third type of panning is different from simple input 
Output Pan Register 
60 image panning where the target in the upper right of the 
The output pan register 170 is similarly divided into 
its horizontal (x) and vertical (y) components. The data 
in this register will determine the amount of shift in the 
resultant output image. The .data placed in the output 65 
pan register comes from the user of the system through 
one or several means including the digitized output of a 
joystick, trackball, eye position monitor or other de-
screen is "pulled" down toward the center of the screen 
to become warped while the scotoma itself remains 
stationary in the center of the screen. 
The third type of panning or "combination" panning 
is accomplished as a two step process. First, the input 
image is panned and the desired target is pulled to the 
center of the screen to be warped. Next, the output 
image or display is panned so that the scotoma, or cen-
19 
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ter of the transform, is moved back up to be centered on 
the output position where the target was initially. 
540 and FLUT 542, respectively. Each entry of the 
ALUT 540 has two distinct parts. The frnt part of an 
ALUT entry passes through a dual lead 544 and is ap-
Advantages of input image panning in Pattern plied to both the frame buffer 534 and a sequencing 
Recognition Systems 5 logic 566. The second part of the ALUT entry passes 
The input image panning feature described above through another lead S64 only to the sequencing logic 
provides a high speed, high resolution pan-tilt function 566. The part of the ALUT entry appearing on the dual 
that is operator controllable. Such feature may be used lead 544 must be large enough to address the entire 
as a high resolution vernier pan that operates in con- frame buffer 534, while that part engaging the other 
junction with a slower, coarse pan-tilt mechanism, or it 10 lead S64 will typically be composed of only four bits. 
can operate as the sole source of pan-tilt. The data on the dual lead 544 from the ALUT 540 is 
The need for such high speed, high resolution pan- used to address one of the pixel values stored in the 
ning results from the fact that many of the desired trans- frame buffer 534. After addressing one of the pixel val-
formations for pattern recognition (such as the Weiman- ues stored in the frame buffer 534, the data passes 
Chaikin ray-ring transform) are very sensitive to trans- 15 through a lead S48 and is applied to a multiplier 5SO. 
lations of the object with respect to the position of the The second sequencer S38 presents the FLUT 542 
transform with respect to the object. If the transform with an address which is identical to the address sup-
cannot be centered properly on the objects in the image plied by the frnt sequencer 536 to the ALUT 540. The 
to be transformed (see for example the ray-ring trans- contents of the FLUT 542 contain data which appears 
form of FIG. 3 with respect to an input image grid), 20 on a lead S46 and is applied to a second input of the 
then shift invariance is lost. FIG. 7A shows an input multiplier 5SO. The data received by the multiplier 5SO 
image including rings and rays. When the Weiman- on the leads S48 and 556 are multiplied together by the 
Chaikin transformation is centered over the input im- multiplier 5SO to produce a result on another lead 552 
age, the rings of the input image are transformed to and is applied to an adder S54. 
horizontal bars on the output image of FIG. 7A and the 25 The adder 554, a temporary storage register 560, and 
ray patterns are transformed to vertical bars of the out- the associated leads 556, 5S8, 562 form a feedback loop. 
put image. FIGS. 7C through 7G illustrate the effect of The purpose of the feedback loop is to maintain a cumu-
lack of centering of the transformation of the pattern. lative total of the results which appear on the lead 552 
Accordingly, input image panning may be used to pro- from the multiplier 5SO which will ultimately form the 
duce an output image like that of FIG. 7B from an input 30 value of the given output pixel. Thus on the first cycle, 
image like FIG. 7A to insure that the transformation after a reset the contents of the temporary storage regis-
matrix is properly centered such that advantageous ter 560 will be zero, the r.esult on the lead 556 from the 
features of rotational and scale invariance are main- adder 554 will be identical to that on the lead 552 from 
tained for pattern recognition of the output image for the multiplier 5SO. This result is then stored via the lead 
comparison with a standard. 35 558 in the temporary storage register 560 to be applied 
via lead 562 to the adder 554 to be cumulated with the 
Single Flow Architecture next result from the multiplier 5SO. This process contin-
In FIG. 8, the programmable remapper 10 of the ues until the required number of input pixels have been 
present invention is illustrated. The programmable processed and accumulated in the feedback loop to 
remapper 10 comprises one or more processors 500 40 form the output pixel value. The output pixel value is 
operating in parallel to produce an output matrix which supplied on the lead 5S6 to an output memory 570 at an 
appears on a lead 12 to the digital to analog converter address which appears on a lead S68 from the sequenc-
14 (See FIG. 1). When more than one processor 500 is ing logic 566. This process is repeated until each neces-
present, e.g., processors SOOA, SOOB, SOOC, in the sary output pixel represented by memory locations in 
remapper 10, an output interface 700 merges the results 45 the output memory 570 has been calculated. 
from each of th:e processors SOOA, SOOB, SOOC to form The sequencing logic 566 receives the data from the 
the complete output matrix on the lead 12. ALUT 540 on parallel leads S64 and 544. Preferably, a 
FIG. 9 is a data flow diagram of the preferred em- four bit value is transferred through the single termina-
bodiment of one of the processors 500 as illustrated in tion lead 564. The four bit value is decoded to activate 
FIG. 8. In the preferred embodiment, each processor SO one of sixteen lines internal to the sequencing logic 566 
500 is identical. However, alternate embodiments using as shown in FIG. 12. Each line, corresponding to a 
various different processors can be adapted to practice different value on the single termination lead S64 can be 
the present invention. When more than one processor utilized by the sequencing logic 566 to control the data 
500 is used, each processor will create a usually contigu- on the lead S68 from the sequencing logic 566 to the 
ous portion of the output matrix which is then com- 55 output memory 570. These bits can be used to signal the 
bined in the output interface 700. processor 500 that this is the last pixel to be processed in 
The data flows of the processors 500 are identical and this image, or that the data in the ALUT 540 appearing 
begin with pixel data arriving on a lead 8 from a camera on the dual termination leads 544 is not actually an 
4. As shown in FIG. 9, the data are stored in a frame address for the frame butTer 534, but rather an offset or 
buffer 534 for nonsequential access by the processor 60 direct address to modify the data on the lead S68 to the 
500. Once an entire frame has been stored in the frame output memory 570. Thus the user can control the data 
butTer 534, a first sequencer 536 and a second sequencer on the lead S68 to the output memory 570 and hence the 
S38 are reset to an initial value. The frnt sequencer 536 location of the output memory 570 in which the result 
and the second sequencer S38 are used to address the of a given operation are to be stored. Generally, the 
Address Look-Up Table (ALUT) 540 and the Factor 65 output memory 570 will be addressc:d sequentially cre-
Look-Up Table (FLUT) 542, respectively. The frnt and ating the frnt output pixel first, the second output pixel 
second sequencers 536, 538 read consecutive memory second, and so forth until the entire output image has 
locations and factors out of the memories of the ALUT been formed. However, it may be advantageous for the 
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user to not create some output pixel which will be image is added to the accumulator memories 616 of the 
known to be blank in the fmal output. Such is the case other processors 600 to yield the desired output image. 
with the center of a transform created for use by human The preferred embodiment of FIG. 9 differs from the 
patients with the disease known as maculopathy as well alternate embodiment of FIG. 10 in two. primary as-
as around the outer edges of the transform created for a 5 peets. First, the preferred embodiment of FIG. 9 re-
person with the disease known as retinitis pigmentosa. quires less memory than the alternate embodiment of 
The processor SOO illustrated in FIG. 8 can have FIG. 10. The memory difference is in the preferred 
alternate embodiments. FIG. 10 shows one alternate embodiment of the ALUT 540 of FIG. 9 versus the 
embodiment of the processor 600. The function of the alternate embodiment of the ALUT 606 of FIG. 10. In 
processor 600 is identical to that illustrated in FIG. 9 10 the preferred embodiment illustrated in FIG. 9, it is 
depicting the data flow of the processor 500. As in the required to store only the address of the desired input 
preferred embodiment illustrated in FIG. 9, all proces- pixel in the frame buffer 534 and at least one additional 
sors 600 function in an identical manner. However, bit to signify that it has completed computing the cur-
instead of calculating mutually exclusive contiguous rent output pixel and it is ready to increment the output 
portions of the output image, the processor 600 can 15 memory pointer on the lead S68 to the output memory 
create all of, or part of, any pixel in the output image. 570 to create the next output pixel. Additional bits may 
The results of which are merged to an alternate output be included to afford additional control of the address 
interface 700A which will be different from the output pointer of the output memory 570 from the lead 568, but 
interface 700 that operates the preferred embodiment are not necessary to the basic function of the processor 
processors 500 illustrated in FIG. 9. When one or more 20 500. . 
processors 600 is present in the programmable remap- The alternate embodiment ALUT 606 of FIG. 10 
per 10, the contents of the accumulator memory 616 requires that the source address of the input pixel be 
from each of the parallel processing elements are added stored in the frame buffer 604 as in the preferred em-
together to provide the true output. bodiment. However, it is also required that the explicit 
The data flow of FIG. 10 begins with the pixel arriv- 25 address of the output pixel be created on the lead 618 to 
ing on the lead 8 and being stored in a frame buffer 604. the accumulator memory 616. This is not required in the 
When the input image has been stored in the frame preferred embodiment because we can assume that we 
buffer 604, the fIrSt and second sequencers 601 and 602, will order out ALUT data such that the output pixels 
respectively, are reset to their initial values and begin are created in their output raster order, with some possi-
sequencing through the address look-up table (ALUT) 30 ble exceptions afforded by the sequencing logic 566. 
606 and the factor look-up table (FLUT) 608. The se- Thus, the advantage of the alternate embodiment is that 
quencers 601 and 602, the frame buffer 604, and the the output pixels do not have to be created in any'order. 
FLUT 608 are an.aIogous to the similarly named compo- However, the user can order the data in the ALUT to 
nents in the data flow diagram of FIG. 9. However, the create the output pixels in their raster order. 
contents and function of the ALUT 606 are very differ- 35 The second advantage of the preferred embodiment 
ent than the ALUT S4{) of FIG. 9. illustrated in FIG. 9 is that the alternate embodiment 
The ALUT 606 of FIG. 10 contains two logical requires a large accumulator memory 616 to be present 
entries at each address as shown in FIG. 13B. The fIrSt in the feed back loop used to accumulate the partial 
part appears on the lead 618 to the accumulator mem- sums of output pixels. Such large accumulator memo-
ory 616 and corresponds to the address in the accumula- 40 ries 616 are inherently slower than the simple tempo-
tor memory 616 where the output pixel is to be created. rary storage register S60 of the preferred embodiment 
The second part of each ALUT entry is the address of illustrated in FIG. 9. This fact is important when con-
the input pixel to be processed in the frame buffer 604. sidering processing speeds because the processor 
The processing flow begins by sequentially reading the 500/600 can only process pixels as fast as the slowest 
contents of the ALUT 606, which applies the source 45 loop in the entire system. Thus, using similar parts, the 
pixel address on the lead 620 to the frame buffer 604 preferred embodiment processor 500 illustrated in FIG. 
which is used to retrieve the input pixel value from the 9 can be made to run much faster than the alternate 
frame buffer 604 which is available on the lead 624 and embodiment illustrated in FIG. 10. 
applied to the multiplier 610. At the same time, the FIG. 11 illustrates the output interface 700 for use 
second sequencer 602 has addressed a like location in SO with the processors 500. The output interface 700 is 
the FLUT 608 which applies the weighting factor on utilized to integrate the contents of each of the process-
the line 622 which is applied to the other input of the ing elements output memories 570 for display, as shown 
multiplier 610. The contents of the lead 622 from the in FIG. 11. The interface begins displaying a frame by 
FLUT 608 and the pixel value on the lead 624 from the resetting a pixel sequencer 156 to zero. The pixel se-
frame buffer 604 multiplied by the multiplier 610 yields ss quencer 156 is then incremented to sequentially supply 
a result which is available on the lead 626 and is applied each possible output address on a lead 152. This address 
to the adder 612. on the lead 15Z is applied to the output memory 570 on 
In a similar manner as in the block diagram of FIG. 9 all of the processors 500 (not shown in FIG. 11) that 
illustrating the preferred embodiment, the adder 612, may be installed in the system. FIG. 11 demonstrates 
the accumulator memory 616 and the temporary stor- 60 three such processors whose output memories are la-
age register 614 form a feed back loop in which the beled 570A, 570B and 57OC. Each output memory 570 
output pixels get created. The order in which the pixels supplies its contents at the address given to it by the 
are created is arbitrary. The intermediate results for a pixel sequencer 150 on the lead 152 to its output on a 
given output pixel are stored in the accumulator mem- respective lead 726A, 716B, and 7l6C which in tum is 
ory 616. When the contents of the look-up tables 606 65 applied to the appropriate three-state buffers 7S8A, 
and 608 are exhausted, the contents of the accumulator 758B, and 7SSe, respectively. All of the output of the 
memory 616 will contain a partial sum of the desired buffers 758 are at their high impedance state except for 
output image. The partial sum of the desired output one at any given time. The memory select logic 754 will 
23 
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enable one of the buffers to permit the data from the played frame has been completed, then the data out 
appropriate output memory to be impressed on a lead switch S4 will select the second frame buffer 534B 
760 to a digital to analog converter and video interface which has been waiting. Thus, switches SI, S2 and S3 
762. These data are then available to the digital to ana- will always switch positions at the same rate that images 
log converter and video interface 762 to be displayed on 5 are input into the processor 500, but the data out switch 
the output device via a lead 12 in a well known fashion. S4 associated with the output memory 570 can be oper-
FIG. 12A shows a more detailed implementation of ated at an independent rate. 
the preferred embodiment of the processor 500. The FIG. 12A shows an enhanced view of the sequencing 
data flow for FIG. 12A is identical to that of FIG. 9 logic 566. The sequencing logic 566 is made up of two 
with the exceptions caused by the increased level of 10 primary components-the four-to-sixteen line decoder 
detail described below. FIG. 12A adds to FIG. 9 addi- 572 and the address counter 574. The four-to-sixteen 
tional information concerning the dimensions of the line decoder 572 accepts the four bits of sequencing 
main memory components, the number of bits required information from the ALUT 540 via a lead 564 therebe-
for various signals as well as some additional implemen- tween. The decoder 572 then activates a line corre-
tation detail not shown in FIG. 9. 15 sponding to the bit pattern present on the lead 564. One 
As shown in FIG. 12A, the frame buffer S34 has been output of this decoder is connected to the address 
split into two buffers 534A and 534B. The data on the counter 574 to increment the counter's output. Other 
lead 8 is directed to one frame buffer or the other via a lines from the decoder 572 may be used for other pur-
switch SI. Similarly, the address data on the lead S44 poses. One such purpose is, for example, to allow setting 
and the image data output on the lead 548 are switched 20 the address counter to a specific value. In this case, the 
between the frame buffers S34A and S34B via a switch appropriate line from the decoder 572 would be con-
S2. When the switch SI is in the fIrst position PI, the nected to the "load" pin of the address counter and the 
data on the lead 8 is directed into the frame buffer 534B ALl.IT data on the lead S44 from the frame buffer 534 
and switch S2 is in position P4 to allow the frame buffer will be connected to the "load value" pins of the 
534A to accept address data on the lead S44 and present 25 counter 574 and the counter 574 would be loaded with 
image data on the lead 548. The configuration of the the data from the ALl.IT 540. 
switc;hes SI and S2 will remain in these positions for the Additionally, FIG.12A illustrates how frame averag-
duration of the image frame time. During the next ing might be implemented. The feedback loop as illus-
image frame time, the positions of the switches will be trated in FIG. 9 (consisting of the adder 5M, the tempo-
reversed, the flCSt switch SI will be in the second posi- 30 cary storage register S60 and the associated leads 556, 
tion P2 and the second switch S2 will be in the alternate 558 and 562) has been modifIed to include a data selec-
corresponding position P3. This allows one of the frame tor 576, a frame average register 582, a switch S5 and 
buffers 534 to be written with new image data via the the associated leads 578, S80 and 584. For frame averag-
lead 8 while the other frame buffer 534 supplies image ing to be active, the timing of the processor 500 must be 
data via the lead 548. 35 altered. When frame averaging is in effect, the output is 
In a manner similar to that of the frame buffer 534, the updated at a slower rate and the processor 500 calcu-
output memory 570 is divided into three separate frame lates the output image based on averaging the results of 
buffers 570A, 570B,and 57OC. The address data on the processing two or more input frames. To do this, the 
lead S68 from the sequencing logic 566 and the image processor 500 processes the flCSt frame as normal. How-
data on the lead 556 are routed to the appropriate out- 40 ever, with frame averaging, the switches S3 and S4 (the 
put memory 570 via a switch S3 which can select three switches controlling the output) do not change and the 
positions P5, P6 or P7. Similarly, the data output from feedback loop switch S5 becomes active. The feedback 
the output memory 570 is connected to the output lead loop switch 85 connects the recently calculated output 
26 via a switch S4. Three output memories are required, image data (the feedback loop switch S5 and the data in 
rather than two, to permit the input and output to run 4S switch S3 for the output memory 570 are connected to 
asynchronously. The asynchronous operation of the the same memory) and directs that data back into the 
input and output permits operation at different rates feedback loop using the frame average register 582, the 
rather than forcing them to operate at the same rate. If leads 584 and 580 into and out of the frame average 
the input and output are synchronized, then only two register 582, and the data selector 576. For each output 
output memories 570 would be required-one to refresh SO pixel to be created, the processor 500 reads out the 
the display device and one to use in building the next previous image's value and simply adds the previous 
image. If the input and output are not synchronized. value into the calculation for the new pixel. The new 
then it is possible to encounter the condition where one pixel is created in the feedback loop and stored in the 
output memory 570 is in the middle of refreshing the same location in the output memory 570. In normal 
display (it is selected by the data out switch S4), another ss operation (i.e., when frame averaging is not in effect), 
memory has just completed being created (it is selected the feedback loop switch S5, the frame average register 
by the data in switch S3), but a new input frame is 582, the data selector 576 and the associated leads S80 
available for processing before the output has com- and 584 have no effect on the operation of the processor 
pleted refreshing the display. In this Case, rather than 500. 
abort the display of the current image in the middle or 60 The dimensions (length and bit width) of the memo-
letting the processors sit idle until an output memory ries in the processor 500 are largely a function of the 
570 becomes available, the data in switch S3 could size of images to be accommodated, the number of 
select the third output memory 570C to create the next operations required to calculate a pixel and the aceu-
output image. The image that just finished being created racy required in the calculations. These memory dimen-
would be in waiting, not connected to either switch, 6S sions in turn determine the number of bits that each lead 
and the flCSt output memory 570A would still be con- must carry. In many cases, the dimensions of the memo-
nected to the display via the data out switch S4 until it ries may be affected by external design parameters. As 
is finished displaying its data. When the currently dis- readily apparent to one skilled in the art, the memory 
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sizes and signal widths shown here are only one possible FLUT width of 8 bits will be used in demonstrating the 
implementation and many various and sundry imple-' design requirements of implementing the preferred pro-
mentations are possible. cessor SOO. 
The frame buffer memories SMA and 5MB are both 
1.024 rows by 1,024 columns with 8-bits representing S The length of the ALUT and FLUT memories are 
each pixel, making each frame buffer SMA and 5MB identical and are indicative of the total number of input 
one megabyte long (1,048,576 bytes). The memory di- pixels to be processed to form the output image and also 
mension of the frame buffer memories SMA and 5MB of the number of parallel processors SOO that are used in 
allows the input image matrix to be up to 1,024 pixels by the system. In selecting the length of these tables, the 
1,024 pixels in dimension. Accordingly, the address to 10 designer must consider the average number of input 
these one megabyte memories for each frame buffer image pixels which will be used to create an output 
534A and 534B must be 20 bits wide to address all pixel. This includes the number of input image pixels 
1,048,576 possible pixel locations. which will be used in interpolating output pixels (when 
The ALUT S40 contains addresses into the frame 
buffers 5MA and 5MB. Thus, the ALUT S40 must IS the Jacobian de.tenninant is greater than unity). The 
contain 20 bits of address information to address all designer may also want to consider whether there is a 
1,048,576 bytes. In addition to the frame buffer ad- need to have multiple transformers resident in the mem-
dresses, the ALUT S40 must contain data on the lead ories for rapid selection. The length of these memories 
564 which is applied to the sequencing logic 566. The may be altered with minimal impact to the implementa-
data on the lead 564 to the sequencing logic 566 has at 20 tion. 
least one bit to signify the completion of the current The output memories are each one quarter of a mega-
output pixel's creation. Th~ lead 564 ~o the ;;equencing byte (524,288 bytes) long. This memory configuration 
logtc 566 may also co~tam m?re bits whic~ can be . allows the output image matrix to be 512 rows by 512 
decoded by the sequencmg. 10gJc 566 to prOVide more columns with each cell being represented by an 8-bit 
advanced modes of addressmg the output memory 570. 2S be This' bl . . Ii h t 
Four bits on the lead 564 to the sequencing logic 566 num r. IS an accepta e ~age SIZe or t e c~en 
will yield an acceptable sixteen possibilities. Thus .the state of the art for camera and display technology. Smce 
ALUT S40 must be 24 bits wide to hold the 20 address the output memories are 524,288 bytes long in the pres-
bits that go out on the lead 544 to the counter 574 and ent example, the address to these memories, presented 
the 4 output memory sequencing logic bits that go out 30 on the lead 568 from the counter 574, must be at least 18 
on the lead 564 to the sequencing logic 566. bits wide. 
The FLUT 542 contains the factors by which to The pixel creation feedback loop consisting of the 
multiply the pixel data. The factor information can adder 554, the temporary storage register 560 and the 
serve two different purposes depending on the particu- associated leads uses 32-bit wide components and leads. 
lar transformation being employed. If the transforma- 35 
tion required that a large input area be transformed to a The reason is that the output of the multiplier 5SO is a 
small output area (the determinant of the Jacobian ma- 16-bit result (assuming an 8-bit factor ana 8-bit data) 
trix at this point is less than unity), then the weighting which is presented on the lead 552 to the adder 554. It 
factor in the FLUT 542 will be used to perform a is possible to accumulate several such partial products 
weighted average of the input pixels. If the transforma- 40 in the loop. The width of the data path has the potential 
tion requires that a small input area map to a larger to grow as the log base 2 of the number of iterations. 
output area (the dete~t of the Jacobian matrix at For example, if we add 256 input pixels to create an 
this point is greater than ~ty), th:n the weighting output pixel, the width of the feedback loop data would 
factors are used to form an mterpola~lon kern~l. In the grow 8 bits (8 = log2256). Since this area has minimal 
former case, the factors for each plXel are mversely 45 d" t d ta th f 32 b'ts h Id tak f 
proportional to the number of input image pixels to be eslgn ~pac ,a a pa 0 - I S ou e care 0 
averaged into the current output pixel. Thus, the width all practical ~. 
of the weighting factors determines the maximum num- To better illustrate the broad scope of the present 
ber of input pixels that can be collected into a single invention four different applications of the programma-
output pixel. For .example, if the weighting factor is SO ble remapper are presented to highlight the magnitude 
8-bits, then we can collect maximum of 255 input pixels of the scope of the invention. The four illustrative appli-
into a single output pixel. If the weighing factor is 16 cations are I) image resampling using Jacobian analysis, 
~its, the? we can coll~t a maximum. of 65,535. p~els 2) geometric image compression, 3) encryption and 
mto a .smgle ~utput plXel. F~er, if the wetghtmg decryption of images, and 4) image correlation. 
factor IS consIdered to be a SIgned number, then the 5S 
number of input image pixels would be halved to 127 for EXAMPLE I 
an 8-bit factor and 32767 for a 16-bit number. In the case 
where interpolation is required, the weighting factors Image ResampJing Using Jacobian Analysis 
represent the components of an interpolation kernel and Image remapping relates a set of input matrix (image) 
are conside~ed to be signed fixed POin~ numbers .. In this 60 grid points (pixels) to an output matrix of grid points. 
case,. ~e Width of the FLUT 542 ~ dete~e the The input image is usually a Cartesian array of intensity 
p~lon of the factors. In short, the lDlplementatlon of values representing the output of a camera. The output 
this memory depends on the amount of accuracy de- .., . 
sired in calculating the desired result. Many applica- Ima~e IS ~ geometncal~y. al~r~, or ~arped, vers~on of 
tions will be satisfactorily served with an 8-bit factor, 65 the mput Image. Descnbmg th~ mput lDlage coord~tes 
others may require 16-bits. A third alternative is to as (x,y) and the output coordmates as (u,v), there IS a 
provide a look-up table option where the programmer Jacobian matrix relating the input coordinates (x,y) and 
can select between 256 possible 12- or 16-bit numbers. A the output coordinates (u,v) as show in equation 1. 
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value would be an eye position monitor on the operator 
or joystick or similar device. The details of this method 
have been published in a paper entitled "Geometric 
Transformations for Video Compression and Human 
5 Teleoperator Display", Richard D. Juday and Timothy 
E. Fisher, SPIE proceedings Vol. 1053, H. K. Liu, ed. 
1989. The Jacobian matrix describes t!te relationship between 
the input and the output coordinates. More specifically, 
the determinant of the Jacobian matrix yields the differ- 10 
ential ratio of output area to input area. Thus, when the 
EXAMPLE 3 
Encrypting and Decrypting Images 
Jacobian (determinant) is greater than unity at some The remapper of the invention has an inherent ability 
image location, then we know that a large output area to alter the geometry of pixels in an image. This feature 
maps to a smaller input area and an interpolation opera- can be used to perform a type of encryption by "scram-
tion is necessary to create the output image data. This 15 bling" the relationships of pixels and the corresponding 
information can be used to increase the radiometric "descrambling" or decryption of the images. In a simple 
accuracy of the interpolation process where a large example, the input pixels receive a unique "random" 
output area is to be created from a small input area. For address in the output. The result is an image which does 
example, if the "magnification factor" at some image not represent a recognizable image. The random ad-
location is two, then a unit area in the input would map 20 dresses of the output are known and used to take the 
to four unit areas in the output. Consequently, the accu- scrambled image and restore its geometry to the origi-
racy required in this interpolation will not greatly effect nal image. This application uses the remapper of the 
the apparent accuracy of the output image. For example invention's unique ability to map any input image pixel 
however, if the magnification factor is 10, then a unit into any output pixel. This technique is even more pow-
area in the input will map to 100 unit areas in the output. 25 erful when combined with the geometric image com-
Now the accuracy of the interpolation greatly effects pression scheme mentioned above as well as other well 
the apparent accuracy of the resulting image and a known signal encryption/decryption schemes. 
correspondingly larger interpolation kernel would be 
chosen. The remapper of the invention has an interpola-
tion kernel which is completely programmable on a 30 
pixel-by-pixel basis allowing the radiometric (and hence 
geometric) accuracy of the output image to vary across 
the image. 
EXAMPLE 4 
Image Correlation 
EXAMPLE 2 
Geometric Image Compression 
Image correlation is the comparison of a reference 
image with an input image and yields a third image 
called a correlation image (or sometimes a correlation 
surface). This process is well known to those skilled in 
35 the art and involves multiplying the reference image by 
the input image and summing the result similar to a 
Due to the flexible manner in which the remapper of convolution. In true correlation, this operation is per-
the present invention can manipulate input image pixels, formed in every possible shifted configuration of the 
it can be used to perform geometric image compression. two images, however it is customary to shift the two 
In geometric image compression, some image informa- 40 images by more than a single pixel step to save on com-
tion is lost in order to store (or transmit) the image using putation. In the remapper of the invention this is accom-
less storage (transmission bandwidth). The application plished by setting the preimage of each output pixel to 
for the image data determines what image information is be centered at a similar location in the input image and 
not necessary and can be removed from the image with- have a surrounding area equal to the size of the refer-
out loss of utility. In the case of image compression for 45 ence image to be correlated. Thus at each output loca-
telerobotic applications, it is advantageous to maintain tion, the input image is multiplied by the reference 
all image information at the point of foveation of the image and the sum is taken. The resulting pixel is then 
operator, but we do not need all of the information in the value of the correlation of the input image and refer-
the periphery of the image because the human visual ence image at that location. The next pixels are calcu-
system's resolution falls ofT with eccentricity from the 50 lated in an identical manner. 
fovea. It is then possible to compress the image informa- It is possible to alter the shift distance between corre-
tion in the periphery in a variable fashion prior to trans- lation measurements by s1cipping certain output pixels. 
mitting the image from the remote teleoperated plat- It is also possible to alter the shift distance on an image 
form to the operator. At the operator's station, the location dependent basis. For example, we may desire 
image is then decompressed to restore the original Car- 55 to have a very small shift distance (and hence accuracy 
tesian geometry of the input image .. In this method, in the correlation surface) near the center of the field of 
multiple input image pixels are averaged together to view where we expect to fmd the reference image. The 
form a single "super-pixel" which is then transmitted to step distance can then be increased (yielding a less accu-
the operator station. There will be fewer super-pixels in rate correlation surface) as we digress from the center. 
the "compressed" image than in the original. At the 60 More accurately, the shift distance can be made propor-
operator's station, these super-pixels are interpolated to tional to the inverse of the probability that the desired 
fill the same area that was collapsed into each single pattern (reference) is located at this image position. This 
super-pixel. The result is an image which is sharp at the process can be used in an iterative method where a 
location where the operator is looking, and gradually potential correlation in an area with less correlation 
increasing in "fuzziness" as we move away from the 65 accuracy is shifted to an area which has a high correia-
point of foveation. Note that this requires that the tion accuracy to verify the existence of the pattern using 
remapper's transform be electrically panned in order to the remapper of the invention's input pan capability. In 
-- defme the point of foveation. The source of the pan a tracking mode where we wish to follow the already 
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identified target pattern as it moves about the field of 
view, we would change the values of the input pan to 
force the target pattern to stay in the center of the 
screen where we have the. highest accuracy in the cor-
relation surface. S 
(j) writing the sum of step (i) to the accumulator/dis-
play memory at the destination address; 
(k) repeating steps (c) through G) for each remaining 
specified pixel in the pre-image; and 
(I) repeating steps (c) through (k) for each output 
pixel. In addition to altering the shift distances between 
successive correlation measurements, it is also possible 
to alter the reference image on a correlation measure-
ment by correlation measurement basis. This can be 
very useful when the shift distance are non-uniform. 
For example, where the shift distances are greater (and 
correlation accuracy is lesser) we may desire to make 
the reference image less sensitive to translating offsets 
2. The method of claim 1 where the addresses of input 
pixels forming the pre-image are functions of the de-
sired transformation characteristics and may be .non-
10 contiguous. 
SO that if the reference image lays over the input image 
near the actual location of the target pattern, an accept- 15 
able correlation will result. Due to the ability of the 
remapper of the invention to use many processing ele-
ments in parallel, the size of the reference image and 
accuracy of the correlation surface (step size of correla-
tion measurements) may be increased as required by 20 
adding more processing elements. 
Various modifications and alterations in the described 
structures will be apparent to those skilled in the art of 
the foregoing description which does not depart from 
the spirit of the invention. For this reason, these 25 
changes are desired to be included in the claims. The 
claims which follow recite the only limitations to the 
present invention and the descriptive manner which is 
employed for setting forth the embodiments and is to be 
interpreted as illustrative and not limitative. 30 
What is claimed is: 
1. The method of generating image transformations 
of an input image to an output image in an ac-
cumulator/display memory by use of precalculated 
factor look up tables and address look up tables where 35 
the address lookup tables are of the type which have 
both an output destination address in an accumulator/-
display memory and a source input address in a frame 
buffer, where the input image is composed of input 
image pixels and the output image is composed of out- 40 
put image pixels, each output pixel being formed from a 
pre-image of input pixels, each pixel having a pixel 
value, and where the image transformations are of the 
type such that the sequential order in which the output 
image pixels are created and stored is different from the 45 
sequential order in which the input image pixels are 
stored, comprising the steps: 
(a) storing the input image pixel values in the frame 
buffer; 
(b) specifying explicitly in the address lookup tables SO 
the input pixels comprising a pre-image where the 
input pixels forming the pre-image may be non-
contiguous and where each input pixel may be used 
in more than one pre-image; 
(c) reading the source address from the address look 5S 
up table for a pre-image pixel; 
(d) reading the source pixel value from the image 
buffer for the pre-image pixel; 
(e) reading the factor corresponding to the pre-image 
pixel from the factor look up table; 60 
(t) multiplying the factor and the pixel value to form 
a product; 
(g) reading the destination address from the address 
look up table; 
(h) reading the contents of the accumulator/display 65 
memory at the destination address; 
(i) adding the product from step (0 to the contents 
read in step (h); 
3. The method of claim 1 where the pre-images may 
be of variable size and may overlap. 
4. The method of performing image transformations 
of an input image to an output image in an output mem-
ory by use of precalculated factor look up tables and 
address look up tables where the address lookup tables 
are of the type which addresses only pixels in a frame 
buffer, where the input image is composed of input 
image pixels and the output image is composed of out-
put image pixels, each output pixel being formed from a 
pre-image of input pixels, each pixel having a pixel 
value, and where the image transformations are of the 
type such that the sequential order in which the output 
image pixels are created and stored is different from the 
sequential order in which the input image pixels are 
stored, comprising the steps: 
(a) storing the input image pixel values in the frame 
buffer; 
(b) creating the output pixels in a prescribed order, as 
follows: 
(1) specifying explicitly in the address look up table 
the number and addresses of input pixels for the 
pre-image where the number and addresses of 
input pixels are functions of the transform being . 
performed, input pixels may be non-contiguous, 
and each input pixel may be used in more than 
one pre-image; 
(2) reading the source address from the address 
look up table for a pre-image pixel; 
(3) reading the source pixel value from the image 
buffer for the pre-image pixel; 
(4) reading the factor corresponding to the pre-
image pixel from the factor look up table; 
(5) multiplying the factor and the pixel value; 
(6) accumulating the product from step (5) with 
any previous values for that pre-image in an 
accumulator register; 
(7) repeating steps (2) through (6) until pre-image is 
complete; 
(8) writing the contents of the accumulator register 
to an output memory; 
(c) repeating steps (1) through (8) until image trans-
formation is complete. 
5. The method of claim 4 where the order, step (b), in 
which the output pixels are created is the sequential 
order of their output locations, and comprising the 
further step; 
(9) incrementing the output memory address; and 
where step (c) is the step of repeating steps (1) 
through (9). 
6. The method of claim 4 where any input pixel may 
be used in the pre-image of more than one output pixel. 
7. A processing system for receiving a set of input 
pixels and transforming them into a corresponding set 
of output pixels, each input pixel having a pixel value, 
comprising; 
(a) means for receiving a set of input pixels; 
31 
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(b) processor means for performing a first transforma-
tion of a fIrSt subset of said set of input pixels into 
a fIrSt subset of output pixels, and a second transfor-
mation of a second subset of said set of input pixels 
13. The method of claim 11 wherein the single pro-
cessor means operates in accordance with the equation; 
into a second subset of output pixels and in which 5 I 
~~~~n::;:~~~;!~~!e~~~:=~:=~~ ~~ y) = {Z}} I(Xi. Yj) • K\~ j; u • • ) j 
wherein, the processor means further comprises; where; ! 
(1) frame buffer means for storing, in a first sequen- 10 O(u,v) is the output pixel being created; 
tial order, input pixels; {i'2~~= ~~~g the subset of input pixels and 
(2) output memory means for storing output pixels; I(x;,Yj) are the addresses of source pixels in the Subset 
(3) addressing means for addressing pixel values of input pixels; and 
stored in the frame buffer; the number of pixels 15 w(ij;u,v) are weighting factors. I 
addressed, the explicit accumulation to form an 14. The method of claim 11 wherein the process of' 
output pixel which is sent to the output memory transforming the first subset of input pixels and the 
means, the adder means and the temporary stor- second subset of input pixels comprises the follOwing 
age means thus forming a feedback loop; steps; 
(10) sequencing logic means for providing the ad- 20 (a) storing, in a first sequential order, the set of input 
dress in the output memory to which the output pixels; 
pixel is sent and for causing the output pixel (b) storing in factor lookup tables, precalculated 
accumulated in the feedback loop to be written weighting factors for each input pixel; 
to the output memory means. (c) addressing, in a second sequential order, by means 
8. The processing system of claim 7, wherein, the 25 of address lookup tables, the stored pixels compris 
sequencing logic means increments the output memory ing the subset of input pixels; 
address. (d) reading each of the addressed pixel values; 
9. The processing system of claim 7, wherein, the (e) reading the corresponding weighting factor fo 
. l' . 1 d d each addressed pixel; 
sequencmg oglc means mc u es a counter means an a 30 (f) multiplying each addressed pixel value and its 
decoder means for loading counter means to address corresponding weighting factor to produce a prod 
any desired output memory location. 
uct; . 
10. The processing system of claim 7, wherein, the (g) repeating steps (d) through (f) and accumulatin 
frame buffer means and the output memory means are the products for all the pixels in the subset for ~ 
adapted to perform the reading of input pixels on a 35 output pixel; ! 
frame by frame basis and writing of output pixels on a (h) storing the accumulated product as the output 
frame by frame basis, and where the reading of input . I d 1 pIXe; an l 
frames and writing of output frames are performed (i) repeating steps (c) through (h) until set of output 
asynchronously. pixels is complete. ~ 
11. The method of processing a set of input pixels into 40 15. The method of claim 14 where the addresses of 
a set of output pixels, where each output pixel is created input pixels forming the subset are functions of tbJ 
from a subset of input pixels, comprising the steps; desired transformation and the subset of input pixe~ 
(a) forming one or more subsets of input pixels; may be non-contiguous.j 
wherein the input pixels may be of variable number 16. The method of claim 14, wherein, the reading of 
up to the total number of input pixels, the input 45 input pixels and storing of output pixels are performe4 
pixels may be noncontiguous, and wherein each asynchronously. .. 
subset may contain any input pixel and each subset 17. The method of claim 14 where the fIrSt sequential 
of input pixels may be formed independently of any order is the same as the second sequential order. i 
other subset and 18. The method of claim 14 where the fIrSt sequential 
(b) transfo~g each subset of input pixels into an SO order is not the same as the .second seq~ential.orde~.l 
t t . I 19. The method of processmg a set of mput PIXelS m~ ou pu plXe. f . I h h . I' ., 12 Th thod fl' 11 h th' t d a set 0 output plXe s, were eac output plXe IS lorm . 
. . e me 0 c aun were. e mpu. an from a subset of input pixels, said subset of input pixeIi 
output pIXels ma~ be represented as functlo~ of.mput being of variable number up to the total number ofinpul 
and outpu~ coordmatc:s and where the relatlons~p be- 55 pixels, comprising the steps; i 
tween the mput coordmates an~ the ou~put coordmates (a) specifyiJ:lg explicitly the address of each inpul 
~~ be represented by a JacobIan matnx, further COm- pixel in the subset of input pixels, where the inpJ 
pnsmg the steps; pixels of any subset may be non-contiguous,~. 
(c) performin~ an interpolative t~ans~ormation when where any inl?ut pixel may be used in more 
the determinant of the Jacobian IS greater than 60 one subset of mput pixels, and .. 
unity; and (b) transforming each subset of input pixels into at 
(d) performing a collective transformation when the output pixel. 
determinant of the Jacobian is less than unity. • • • • • 
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